

Part 2:

Codes for distributed linear data processing in presence of straggling/faults/errors


M x V for 4 processors on AmazonEC2 cloud system











Practitioners are **already** using redundancy to address straggling

Organization: How to perform these computations?




efficiently, fast, in presence of faults/straggling/errors

Motivation: *The* critical steps for many compute applications (Machine learning: neural nets, LDA, PCA, Regression, Projections. Scientific computing and physics simulations)


Rest of the tutorial is divided into two parts:

- I. Big processors [Huang, Abraham '84]
- II. Small processors [von Neumann '56]


Part I: Big processors
Processor memory scales with problem size




System metrics




System metrics




- 1. Per-processor computation costs:
 - # operations/processor
- 2. Straggler tolerance (directly related to "recovery threshold")
 - max # processors that can be ignored by fusion node
- 3. Communication costs
 - number of bits exchanged between all processors
 - can use more sophisticated metrics. See [Bruck et al.'97]





P processors (master node aggregates outputs)

Operations/processor: MN/P (e.g. P=3, each does 1/3rd computations)




P processors (master node aggregates outputs)

Operations/processor: MN/P (e.g. P=3, each does 1/3rd computations)

In practice, processors can be delayed ("stragglers") or faulty

Recovery threshold = P i.e., Straggler tolerance = 0




P processors (master node aggregates outputs)

Operations/processor: MN/P (e.g. P=3, each does 1/3rd computations)

In practice, processors can be delayed ("stragglers") or faulty

Recovery threshold = P i.e., $Straggler\ tolerance = 0$

Note: can parallelize by dividing the matrix horizontally as well




P processors (master node aggregates outputs)


Operations/processor: MN/P (e.g. P=3, each does 1/3rd computations)


In practice, processors can be delayed ("stragglers") or faulty

Recovery threshold = P i.e., $Straggler\ tolerance = 0$

Note: can parallelize by dividing the matrix horizontally as well








P processors

operations/processor: rMN/P



Straggler tolerance: r-1 Recovery threshold: P-r+1





P processors

operations/processor: rMN/P




Straggler tolerance: r-1 Recovery threshold: P-r+1



Also see: recent works of [Joshi, Soljanin, Wornell]

Algorithm-Based Fault Tolerance


[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]



Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

 \mathbf{X}




Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2

 \mathbf{X}




Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2


 \mathbf{X}



Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2




Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2

Assumption: A known in advance

 \mathbf{X}



Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2

Assumption: A known in advance

 \mathbf{X}

Can tolerate 1 straggler # operations per processor = MN/2

 $\hat{\mathbf{A}}_1$

 $\hat{\mathbf{A}}_1 + \hat{\mathbf{A}}_2$

 \mathbf{X}


Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: P=3, K=2

Assumption: A known in advance

Can tolerate 1 straggler # operations per processor = MN/2



Algorithm-Based Fault Tolerance


[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2

Assumption: A known in advance

 \mathbf{X}

Can tolerate 1 straggler # operations per processor = MN/2



Algorithm-Based Fault Tolerance

[Huang, Abraham '84] [Lee, Lam, Pedarsani, Papailopoulos, Ramchandran '16]

Example: *P*=3, *K*=2

Assumption: A known in advance

 \mathbf{X}


Can tolerate 1 straggler # operations per processor = MN/2

P processors In general, use a (P,K)-MDS code (K < M): Recovery Threshold = K, i.e., Straggler tolerance = P-K# operations/processor = MN/K (> MN/P in uncoded)

[Lee et al]: MDS beats replication in expected time (exponential tail models)


[Lee et al]: MDS beats replication in expected time (exponential tail models)

Experiments on AmazonEC2: [Lee at al]




[Lee et al]: MDS beats replication in expected time (exponential tail models)

Experiments on AmazonEC2: [Lee at al]




Can tradeoff # operations/processor for straggler tolerance Codes for # operations/processor < N?


[Dutta, Cadambe, Grover '16] [Tandon, Lei, Dimakis, Karampatziakis '16]




[Dutta, Cadambe, Grover '16] [Tandon, Lei, Dimakis, Karampatziakis '16]



[Dutta, Cadambe, Grover '16] [Tandon, Lei, Dimakis, Karampatziakis '16]



[Dutta, Cadambe, Grover '16] [Tandon, Lei, Dimakis, Karampatziakis '16]




Sparsity

- (i) allows tradeoff between computation per-processor and straggler tolerance;
- (ii) reduces communication to each processor

Short-Dot codes

[Dutta, Cadambe, Grover '16] [Tandon, Lei, Dimakis, Karampatziakis '16]



Sparsity


- (i) allows tradeoff between computation per-processor and straggler tolerance;
- (ii) reduces communication to each processor

operations/processor =
$$s < N$$
 Recovery threshold = $K = P(1-s/N) + M$

Short-Dot codes: the construction

Given **A**, an $M \times N$ matrix, M < P, and a parameter K, M < K < P, an (s,K) Short-Dot code consists of a $P \times N$ matrix **B** satisfying:

- 1) \mathbf{A} is contained in span of any K rows of \mathbf{B}
- 2) Every row of **B** is *s*-sparse



"Short-Dot": Computing Large Linear Transforms Distributedly Using Coded Short Dot Products [Dutta, Cadambe, Grover, NIPS 2016]

Achievability and outer bound

Achievability: For any $M \times N$ matrix A, an (s, K) Short-Dot code exists s.t.:

$$s \le \frac{N}{P}(P - K + M)$$

...and outputs of any K processors suffice, i.e., Straggler tolerance = P-K

Achievability and outer bound

Achievability: For any $M \times N$ matrix A, an (s, K) Short-Dot code exists s.t.:

$$s \le \frac{N}{P}(P - K + M)$$

...and outputs of any K processors suffice, i.e., Straggler tolerance = P-K

Outer bound: Any Short-Dot code satisfies:

$$\bar{s} \ge \frac{N}{P}(P - K + M) - \frac{M^2}{P} \binom{P}{K - M + 1}$$

... for "sufficiently dense" A

Achievability and outer bound

Achievability: For any $M \times N$ matrix A, an (s, K) Short-Dot code exists s.t.:

$$s \le \frac{N}{P}(P - K + M)$$


...and outputs of any K processors suffice, i.e., Straggler tolerance = P-K

Outer bound: Any Short-Dot code satisfies:

$$\bar{s} \ge \frac{N}{P}(P - K + M) - o(N)$$


... for "sufficiently dense" A

Short-Dot strictly and significantly outperforms Uncoded/Replication/ABFT (MDS)




Paper contains expected completion time analysis for exponential service time model, and experimental results.

For N>M, decoding complexity negligible compared to per-processor computation




[Tandon, Lei, Dimakis, Karampatziakis'17]


What if some gradient-computing workers straggle?



What if some gradient-computing workers straggle?



What if some gradient-computing workers straggle?




What if some gradient-computing workers straggle?

Solution: code "matrix" A (i.e., [1 1 ... 1]) using a Short-Dot code

- introduce redundancy in datasets consistent with the Short-Dot pattern
- computes the correct (redundant) gradients at each processor

Can also be viewed as a novel "distributed storage code for computation"



What if some gradient-computing workers straggle?

Solution: code "matrix" A (i.e., [1 1 ... 1]) using a Short-Dot code

- introduce redundancy in datasets consistent with the Short-Dot pattern
- computes the correct (redundant) gradients at each processor

Can also be viewed as a novel "distributed storage code for computation"

For V^TV , coding can beat replication only due to integer effects. No scaling-sense gain, at least in this coarse model, over replication. (See also [Halbawi, Azizan-Ruhi, Salehi, Hassibi '17])

- V x V : offers some advantage over replication
- M x V: arbitrary gains over replication, MDS coding

- V x V : offers some advantage over replication
- M x V: arbitrary gains over replication, MDS coding
- Next: M x M: ?


- V x V : offers some advantage over replication
- M x V: arbitrary gains over replication, MDS coding
- Next: M x M: ?

Answer: arbitrarily large gains over M x V-type coding!

- V x V : offers some advantage over replication
- M x V: arbitrary gains over replication, MDS coding
- Next: M x M: ?


Answer: arbitrarily large gains over M x V-type coding!

break!



Uncoded parallelization

Let's assume that each processor can store 1/m of A and 1/n of B




Total *mn* processors

(i,j)-th Processor receives A_i , B_j , computes $A_i \times B_j$, sends them to fusion center

operations/processor = N^3/mn (we'll keep this constant across strategies) Recovery Threshold = P; Straggler tolerance = 0

Strategy I: M x V → M x M



Each processor computes a product $\mathbf{A_i} \mathbf{B_j}$ Recovery threshold $= P - P/n + m = \Theta(P)$ # operations/processor: N^3/mn




Fig. 1. A checksum matrix multiplication.

[Huang, Abraham'84] [Lee, Suh, Ramchandran'17]




Fig. 1. A checksum matrix multiplication.

[Huang, Abraham'84] [Lee, Suh, Ramchandran'17]




Fig. 1. A checksum matrix multiplication.

[Huang, Abraham'84] [Lee, Suh, Ramchandran'17]

Recovery threshold: $K=2(m-1)\sqrt{P}-(m-1)^2+1=\Theta(\sqrt{P})$ Straggler resilience: P-K [Lee, Suh, Ramchandran'17] # operations/processor: N^3/mn





Fig. 1. A checksum matrix multiplication.


[Huang, Abraham'84] [Lee, Suh, Ramchandran'17]


```
Recovery threshold: K=2(m-1)\sqrt{P}-(m-1)^2+1=\Theta(\sqrt{P}) Straggler resilience: P-K [Lee, Suh, Ramchandran'17] # operations/processor: N^3/mn
```


Next: Polynomial codes [Yu, Maddah-Ali, Avestimehr '17]

Recovery threshold: K = mn # operations/processor: N^3/mn











Intuition: forget matrices for this slide



- 1) Can only send information of size of one A_i and one B_i
- 2) Processor can only compute a product of its inputs


Intuition: forget matrices for this slide



- 1) Can only send information of size of one $A_{\rm i}$ and one $B_{\rm j}$
- 2) Processor can only compute a product of its inputs

Solution: Send
$$\sum_i \gamma_i A_i$$
 and $\sum_i \delta_i B_i$


Intuition: forget matrices for this slide



- 1) Can only send information of size of one $A_{\rm i}$ and one $B_{\rm j}$
- 2) Processor can only compute a product of its inputs

Solution: Send
$$\sum_i \gamma_{ip} A_i$$
 and $\sum_i \delta_{ip} B_i$

Intuition: forget matrices for this slide



- 1) Can only send information of size of one $A_{\rm i}$ and one $B_{\rm j}$
- 2) Processor can only compute a product of its inputs

Solution: Send
$$\sum_i \gamma_{ip} A_i$$
 and $\sum_i \delta_{ip} B_i$


$$\{A_i\}_{i=1}^m \{B_j\}_{i=1}^n$$

Achievability

You can use random codes.

But "polynomial codes" get you there with lower enc/dec complexity

Example: m=2, n=2




Proc i computes $\tilde{\mathbf{C}}_i = \tilde{\mathbf{A}}_i \tilde{\mathbf{B}}_i = \mathbf{A}_1 \mathbf{B}_1 + i \mathbf{A}_2 \mathbf{B}_1 + i^2 \mathbf{A}_1 \mathbf{B}_2 + i^3 \mathbf{A}_2 \mathbf{B}_2$

Achievability

You can use random codes.

But "polynomial codes" get you there with lower enc/dec complexity

Example: m=2, n=2



Proc
$$i$$
 computes $\tilde{\mathbf{C}}_i = \tilde{\mathbf{A}}_i \tilde{\mathbf{B}}_i = \mathbf{A}_1 \mathbf{B}_1 + i \mathbf{A}_2 \mathbf{B}_1 + i^2 \mathbf{A}_1 \mathbf{B}_2 + i^3 \mathbf{A}_2 \mathbf{B}_2$


Fusion center needs outputs from only 4 such processors! e.g. from 1,2,3,4:

Achievability

You can use random codes.

But "polynomial codes" get you there with lower enc/dec complexity

Example: m=2, n=2



Proc
$$i$$
 computes $\tilde{\mathbf{C}}_i = \tilde{\mathbf{A}}_i \tilde{\mathbf{B}}_i = \mathbf{A}_1 \mathbf{B}_1 + i \mathbf{A}_2 \mathbf{B}_1 + i^2 \mathbf{A}_1 \mathbf{B}_2 + i^3 \mathbf{A}_2 \mathbf{B}_2$

Fusion center needs outputs from only 4 such processors! e.g. from 1,2,3,4:

$$\begin{bmatrix} \tilde{\mathbf{C}}_1 \\ \tilde{\mathbf{C}}_2 \\ \tilde{\mathbf{C}}_3 \\ \tilde{\mathbb{C}}_4 \end{bmatrix} = \begin{bmatrix} 1^0 & 1^1 & 1^2 & 1^3 \\ 2^0 & 2^1 & 2^2 & 2^3 \\ 3^0 & 3^1 & 3^2 & 3^3 \\ 4^0 & 4^1 & 4^2 & 4^3 \end{bmatrix} \begin{bmatrix} \mathbf{A}_1 \mathbf{B}_1 \\ \mathbf{A}_2 \mathbf{B}_1 \\ \mathbf{A}_1 \mathbf{B}_2 \\ \mathbf{A}_2 \mathbf{B}_2 \end{bmatrix}$$
Invert a Vandermonde matrix
$$\begin{bmatrix} \tilde{\mathbf{C}}_1 \\ \tilde{\mathbf{C}}_2 \\ 3^0 & 3^1 & 3^2 & 3^3 \\ 4^0 & 4^1 & 4^2 & 4^3 \end{bmatrix}$$

In general, Recovery Threshold = mn (attained using RS-code-type construction) ₂₂

Summary so far...

- V x V: Coding offers little advantage over replication
- M x V: Short-Dot codes provide arbitrary gains over replication, MDS coding,
- M x M: polynomial coding provides arbitrary gains over M x V codes

What additional costs come with coding?

- encoding and decoding complexity (skipped here for simplicity)
- Next: degradation is not graceful as you pull deadline earlier

To see this, let's look a problem with repeated M x V, and slow convergence to solution

Understanding a limitation of coding: Coding for linear iterative solutions

d $\mathbf{A}\mathbf{x}^{(l)} + d\mathbf{r}$.

 $\mathbf{x}^{(l+1)} = (1-d)\mathbf{A}\mathbf{x}^{(l)} + d\mathbf{r}.$

Converges to \mathbf{x}^* satisfying $\mathbf{x}^* = (1 - d)\mathbf{A}\mathbf{x}^* + d\mathbf{r}$.


Subtracting, $e^{(l+1)} = (1-d)Ae^{(l)}$, where $e^{(l)} = x^{(l)} - x^*$.

Understanding a limitation of coding: Coding for linear iterative solutions

 $\mathbf{x}^{(l+1)} = (1-d)\mathbf{A}\mathbf{x}^{(l)} + d\mathbf{r}.$

Converges to \mathbf{x}^* satisfying $\mathbf{x}^* = (1 - d)\mathbf{A}\mathbf{x}^* + d\mathbf{r}$.

Subtracting, $e^{(l+1)} = (1-d)Ae^{(l)}$, where $e^{(l)} = x^{(l)} - x^*$.




Understanding a limitation of coding: Coding for linear iterative solutions

 $\mathbf{x}^{(l+1)} = (1-d)\mathbf{A}\mathbf{x}^{(l)} + d\mathbf{r}.$

Converges to \mathbf{x}^* satisfying $\mathbf{x}^* = (1 - d)\mathbf{A}\mathbf{x}^* + d\mathbf{r}$.

Subtracting, $e^{(l+1)} = (1-d)Ae^{(l)}$, where $e^{(l)} = x^{(l)} - x^*$.



Next: how to code multiple linear iterative problems in parallel


Understanding a limitation of coding: Coding for linear iterative solutions

MxV computation input

$$\mathbf{x}^{(l+1)} = (1-d)\mathbf{A}\mathbf{x}^{(l)} + d\mathbf{r}.$$


Converges to \mathbf{x}^* satisfying $\mathbf{x}^* = (1 - d)\mathbf{A}\mathbf{x}^* + d\mathbf{r}$. \mathbf{x}^* linear in \mathbf{r}

Subtracting, $e^{(l+1)} = (1-d)Ae^{(l)}$, where $e^{(l)} = x^{(l)} - x^*$.



Next: how to code multiple linear iterative problems in parallel

Classical coded computation applied to linear iterative problems



Initialize (Encoding)

$$[\mathbf{s}_1,\ldots,\mathbf{s}_P]=[\mathbf{r}_1,\ldots,\mathbf{r}_k]\cdot\mathbf{G}_{k\times P}.$$


Parallel Computing: l_i power iterations at the i-th worker with input \mathbf{s}_i

$$\mathbf{Y}_{N\times P}^{(T_{\mathsf{dI}})} = [\mathbf{y}_1^{(l_1)}, \dots, \mathbf{y}_P^{(l_P)}].$$

► Post Processing (Decoding) Matrix inversion on fastest *k* processors.

$$\widehat{\mathbf{X}}^{\top} = \widetilde{\mathbf{G}}^{-1} (\mathbf{Y}^{(T_{\mathsf{dI}})})^{\top}.$$

Classical coded computation applied to linear iterative problems



Initialize (Encoding)

$$[\mathbf{s}_1,\ldots,\mathbf{s}_P]=[\mathbf{r}_1,\ldots,\mathbf{r}_k]\cdot\mathbf{G}_{k\times P}.$$

Parallel Computing: l_i power iterations at the i-th worker with input \mathbf{s}_i


$$\mathbf{Y}_{N\times P}^{(T_{\mathsf{dI}})} = [\mathbf{y}_1^{(l_1)}, \dots, \mathbf{y}_P^{(l_P)}].$$

► Post Processing (Decoding) Matrix inversion on fastest *k* processors.

$$\widehat{\mathbf{X}}^{\top} = \widetilde{\mathbf{G}}^{-1} (\mathbf{Y}^{(T_{\mathsf{dl}})})^{\top}.$$

Is this invertible?
Is this well conditioned?

Classical coded computation applied to linear iterative problems



Initialize (Encoding)

$$[\mathbf{s}_1,\ldots,\mathbf{s}_P]=[\mathbf{r}_1,\ldots,\mathbf{r}_k]\cdot\mathbf{G}_{k\times P}.$$

Parallel Computing: l_i power iterations at the i-th worker with input \mathbf{s}_i


$$\mathbf{Y}_{N\times P}^{(T_{\mathsf{dI}})} = [\mathbf{y}_1^{(l_1)}, \dots, \mathbf{y}_P^{(l_P)}].$$

► Post Processing (Decoding) Matrix inversion on fastest *k* processors.

$$\widehat{\mathbf{X}}^{\top} = \widetilde{\mathbf{G}}^{-1} (\mathbf{Y}^{(T_{\mathsf{dl}})})^{\top}.$$

Is this invertible? Yes! Is this well conditioned?

Classical coded computation applied to linear iterative problems



Initialize (Encoding)

$$[\mathbf{s}_1,\ldots,\mathbf{s}_P]=[\mathbf{r}_1,\ldots,\mathbf{r}_k]\cdot\mathbf{G}_{k\times P}.$$

Parallel Computing: l_i power iterations at the i-th worker with input \mathbf{s}_i

$$\mathbf{Y}_{N\times P}^{(T_{\mathsf{dI}})} = [\mathbf{y}_1^{(l_1)}, \dots, \mathbf{y}_P^{(l_P)}].$$


► Post Processing (Decoding) Matrix inversion on fastest *k* processors.

$$\widehat{\mathbf{X}}^{\top} = \widetilde{\mathbf{G}}^{-1} (\mathbf{Y}^{(T_{\mathsf{dl}})})^{\top}.$$

Is this invertible? Yes!
Is this well conditioned? No!


What is the effect of a poor conditioning number? Error blows up!

Experiments on CMU clusters:




What is the effect of a poor conditioning number? Error blows up!

Experiments on CMU clusters:




What is the effect of a poor conditioning number? Error blows up!

Experiments on CMU clusters:



Similar issues arise in designing good "analog coding with erasures" [Haikin, Zamir ISIT'16][Haikin, Zamir, Gavish '

A graceful degradation with time: Coded computing with weighted least squares



Initialize (Encoding)

$$[\mathbf{s}_1,\ldots,\mathbf{s}_P]=[\mathbf{r}_1,\ldots,\mathbf{r}_k]\cdot\mathbf{G}.$$

Parallel Computing: l_i power iterations at the i-th worker with input \mathbf{s}_i


$$\mathbf{Y}_{N\times P}^{(T_{\mathsf{dI}})} = [\mathbf{y}_1^{(l_1)}, \dots, \mathbf{y}_P^{(l_P)}].$$

Post Processing (Decoding)

$$\widehat{\mathbf{X}}^\top = (\mathbf{G}\boldsymbol{\Lambda}^{-1}\mathbf{G}^\top)^{-1}\mathbf{G}\boldsymbol{\Lambda}^{-1}(\mathbf{Y}^{(T_{\mathsf{dI}})})^\top$$

Similar to the "weighted least-square" solution.

Weighted least squares outperforms competition; Degrades gracefully with early deadline



Summary thus far...

ABFT ⊂ Coded computation

New codes, new problems, new analyses, converses

But, we need to be careful in lit-searching ABFT literature

Next: small processors

Break!

Questions/comments? Your favorite computation problem?

Preview of Part II: Small Processors

Controlling error propagation with small processors/gates


- No central processor to distribute/aggregate

Encoding/decoding also have errors

Part II: "Small processors"

has so far received relatively less attention

What are small processors?



1) Logic gates


- e.g. Dot product "nanofunction" in graphene [Pop, Shanbhag, Blaauw labs '15-'16]
- 2) Analog "Nanofunctions" and beyond CMOS devices

- 3) Processors with limited memory (i.e., ALL processors are small!)
 - can't assume that processor memory increases with problem size

Synthesize large reliable computations using small processors?

1) Errors accumulate; information dissipates


a) Info-dissipation in noisy circuits:



1) Errors accumulate; information dissipates

a) Info-dissipation in noisy circuits:

Noisy circuits built with noisy gates



1) Errors accumulate; information dissipates


error probability

of binary output


inputs

a) Info-dissipation in noisy circuits: Noisy circuits built with noisy gates ϵ

1) Errors accumulate; information dissipates





1) Errors accumulate; information dissipates



1) Errors accumulate; information dissipates

a) Info-dissipation in noisy circuits:





Classical Data-Processing Inequality

$$\frac{I(X;Z)}{I(X;Y)} \le 1$$


"Strong" Data-Processing Inequality

$$\frac{I(X;Z)}{I(X;Y)} \le f(\epsilon) < 1$$

[Pippenger '88]
[Evans, Schulman '99][Erkip, Cover '98]
[Polayanskiy, Wu '14]
[Anantharam, Gohari, Nair, Kamath '14]
[Raginsky '14]

1) Errors accumulate; information dissipates

a) Info-dissipation in noisy circuits:



Classical Data-Processing Inequality

$$\frac{I(X;Z)}{I(X;Y)} \le 1$$


$$\frac{I(X;Z)}{I(X;Y)} \le f(\epsilon) < 1$$

[Pippenger '88] [Evans, Schulman '99][Erkip, Cover '98] [Polayanskiy, Wu '14]

[Anantharam, Gohari, Nair, Kamath '14] [Raginsky '14]


b) Distortion accumulation with quantization noise

(e.g. in "data summarization", consensus, etc.)





1) Errors accumulate; information dissipates

a) Info-dissipation in noisy circuits:



Noisy circuits





Classical Data-Processing Inequality

$$\frac{I(X;Z)}{I(X;Y)} \le 1$$

"Strong" Data-Processing Inequality

$$\frac{I(X;Z)}{I(X;Y)} \leq f(\epsilon) < 1 \begin{array}{l} \text{[Evans, Schulman '99][Erkip, Cover '98]} \\ \text{[Polayanskiy, Wu '14]} \\ \text{[Apanthorous Cohori, Nair Kamath '14]} \end{array}$$


[Pippenger '88]

[Anantharam, Gohari, Nair, Kamath '14]

[Raginsky '14]

b) Distortion accumulation with quantization noise

(e.g. in "data summarization", consensus, etc.)




An application of cut-set bound: [Cuff, Su, El Gamal '09]

$$R_{i \to PN(i)} \ge \frac{1}{2} \log_2 \frac{\sigma_{S_i}^2}{D_i}$$


Incremental-distortion bound:
$$R_{i \to PN(i)} \ge \frac{1}{2} \log_2 \frac{\sigma_{S_i}^2}{\Delta D_i} - O(D_i^{1/2})$$
Fig. [Yang, Grover, Kar IEEE Trans IT'17]

1) Errors accumulate; information dissipates

a) Info-dissipation in noisy circuits:



Noisy circuits built with noisy gates



Classical Data-Processing Inequality

$$\frac{I(X;Z)}{I(X;Y)} \le 1$$

"Strong" Data-Processing Inequality

 $_{V}BS\underline{C}(\epsilon)_{Z}$


$$\frac{I(X;Z)}{I(X;Y)} \le f(\epsilon) < 1$$

[Pippenger '88] $\frac{I(X;Z)}{I(X;Y)} \leq f(\epsilon) < 1 \quad \text{[Evans, Schulman '99][Erkip, Cover '98]}$ [Polayanskiy, Wu '14] [Anantharam, Gohari, Nair, Kamath '14]

[Raginsky '14]

b) Distortion accumulation with quantization noise

(e.g. in "data summarization", consensus, etc.)



An application of cut-set bound: [Cuff, Su, El Gamal '09]

$$R_{i \to PN(i)} \ge \frac{1}{2} \log_2 \frac{\sigma_{S_i}^2}{D_i}$$

Incremental-distortion bound:
$$R_{i \to PN(i)} \ge \frac{1}{2} \log_2 \frac{\sigma_{S_i}^2}{\Delta D_i} - O(D_i^{1/2})$$

Incremental-distortion bound: $R_{i \to PN(i)} \ge \frac{1}{2} \log_2 \frac{\sigma_{S_i}^2}{\Delta D_i}$

tighter by an unbounded factor

1) Errors accumulate; information dissipates

2) Decoding, and possibly encoding, also error prone

Essential to analyze decoding/encoding costs in noisy computation: there may be no conceptual analog of Shannon capacity in computing problems [Grover et al.'07-'15][Grover ISIT'14][Blake, Kschischang '15,'16]

Error-prone *decoding* (often message-passing for LDPCs)

[Taylor '67] [Hadjicostis, Verghese '05] [Vasic et al. '07-'13] [Varshney '11] [Grover, Palaiyanur, Sahai '10] [Huang, Yao, Dolecek '14] [Gross et al. '13] [Vasic et al.'16]

Error-prone *encoding* [Yang, Grover, Kar '14][Dupraz et al. '15] - see also erasure version [Hachem, Wang, Fragouli, Diggavi '13]

Can we compute M x V reliably using error-prone gates? Is it even possible?

We'll next discuss this for 1) Gates; 2) Processors

$$[r_1, r_2, \ldots, r_K] = [s_1, s_2, \ldots, s_L] \left[egin{array}{ccc} A \\ & & \\$$

$$[r_1, r_2, \dots, r_K] = [s_1, s_2, \dots, s_L] \left[\begin{array}{c} A \\ \text{Linear transform} \end{array} \right]_{L \times K}$$

$$[x_1, x_2, \dots, x_N] = [s_1, s_2, \dots, s_L] \left[\begin{array}{c} A \\ \text{Input} \end{array} \right]_{L \times K} \left[\begin{array}{c} \mathbb{I}_{K \times K} | \mathbb{P} \\ \mathbb{G} \end{array} \right]_{K \times N}$$
 output Systematic

generator matrix

G: coded generator matrix

$$[r_1, r_2, \dots, r_K] = [s_1, s_2, \dots, s_L] \left[\begin{array}{c} A \\ \text{Linear transform} \end{array} \right]_{L \times K}$$

$$[x_1, x_2, \dots, x_N] = [s_1, s_2, \dots, s_L] \left[\begin{array}{c} A \\ \text{Input} \end{array} \right]_{L \times K} \left[\begin{array}{c} \mathbb{I}_{K \times K} | \mathbb{P} \\ \mathbb{G} \end{array} \right]_{K \times N}$$
 output
$$\text{Systematic}$$
 generator matrix

G: coded generator matrix

Note: rows of Gare also codewords of G!

G: coded generator matrix

Note: rows of Gare also codewords of G!

Encoded computation: multiply s with G

Decoding: use parity-check matrix H for G

$$[r_1, r_2, \dots, r_K] = [s_1, s_2, \dots, s_L] \left[\begin{array}{c} A \\ \text{Linear transform} \end{array} \right]_{L \times K}$$

$$[x_1, x_2, \dots, x_N] = [s_1, s_2, \dots, s_L] \left[\begin{array}{c} A \\ \text{Input} \end{array} \right]_{L \times K} \left[\begin{array}{c} \mathbb{I}_{K \times K} | \mathbb{P} \\ \mathbb{G} \end{array} \right]_{K \times N}$$
 output Systematic generator matrix

G: coded generator matrix

Note: rows of Gare also codewords of G!

PRECOMPUTED NOISELESSLY

Encoded computation: multiply s with $\widetilde{\mathbb{G}}$


Decoding: use parity-check matrix H for G

A difficulty with this approach: error propagation

Naive computation of
$$\mathbf{x} = \mathbf{s}\widetilde{\mathbf{G}}$$
 requires computing $x_i = \sum_j s_j g_{ji}$


A difficulty with this approach: error propagation

Naive computation of $\mathbf{x} = \mathbf{s}\widetilde{\mathbf{G}}$ requires computing $x_i = \sum_j s_j g_{ji}$



A difficulty with this approach: error propagation


Naive computation of $\mathbf{x} = \mathbf{s}\widetilde{\mathbf{G}}$ requires computing $x_i = \sum_j s_j g_{ji}$



Requiring L AND gates, L-1 XOR gates

Error accumulates! As $L \to \infty$, each \mathcal{X}_i approaches a random coin flip

Addressing error accumulation: a simple observation



source generator sequence matrix
$$\begin{bmatrix} ---\widetilde{\mathbf{g}}_1 - --- \\ ---\widetilde{\mathbf{g}}_2 - --- \end{bmatrix}$$


$$\mathbf{x} = \mathbf{s} \mathbf{\tilde{G}} = [s_1, s_2, \dots, s_k]$$

$$\begin{bmatrix} \cdot \\ ---\widetilde{\mathbf{g}}_2 - --- \end{bmatrix}$$

$$\vdots$$

$$---\widetilde{\mathbf{g}}_k - --- \end{bmatrix}$$

$$= s_1 \mathbf{\tilde{g}}_1 + s_2 \mathbf{\tilde{g}}_2 + \dots + s_k \mathbf{\tilde{g}}_k$$



source generator
$$\mathbf{x} = \mathbf{\tilde{g}}_1 - \cdots - \mathbf{\tilde{g}}_1 - \cdots - \mathbf{\tilde{g}}_2 - \cdots - \mathbf{\tilde{$$

A valid codeword.

Can be corrected for errors

Any correctly computed partial sum is a valid codeword


source generator
$$\mathbf{x} = \mathbf{s} \mathbf{G} = [s_1, s_2, \dots, s_k]$$


$$\begin{bmatrix} ---\widetilde{\mathbf{g}}_1 - --- \\ ---\widetilde{\mathbf{g}}_2 - --- \\ \vdots \\ ---\widetilde{\mathbf{g}}_k - --- \end{bmatrix}$$


$$= s_1 \mathbf{\tilde{g}}_1 + s_2 \mathbf{\tilde{g}}_2 + \dots + s_k \mathbf{\tilde{g}}_k$$
 A valid codeword. Can be corrected for errors


Any correctly computed partial sum is a valid codeword


- possibly correct compute errors by embedding decoders inside encoder
- Use LDPC codes: utilize results on noisy decoding (we used [Tabatabaei, Cho, Dolecek '14])















Better yet: ENCODED-Tree







Moral: can overcome info loss on each link by collecting info over many links




Moral: can overcome info loss on each link by collecting info over many links

ENCODED vs Uncoded and Repetition

Theorem Error correction with ENCODED-Tree [Yang, Grover, Kar Allerton '14]

LDPC codes of sufficiently large girth can keep errors contained through repeated error suppression



ENCODED provably requires fewer gates, and less energy than repetition in scaling sense [Yang, Grover, Kar IEEE Trans. Info Theory '17]

Using general device models, focusing specifically on spintronics

Moral: repeated error-correction can fight information dissipation

Next: How do these insights apply to processors of limited memory (but > 1 gate)?


Let's first understand M x V on *reliable* processors

"SUMMA": Scalable Universal Matrix Multiplication Algorithm - a widely used algorithm [van de Geijn and Watts '95]

Let's first understand M x V on *reliable* processors


"SUMMA": Scalable Universal Matrix Multiplication Algorithm - a widely used algorithm [van de Geijn and Watts '95]

Naive M x V computation (Ax)




Let's first understand M x V on *reliable* processors

"SUMMA": Scalable Universal Matrix Multiplication Algorithm - a widely used algorithm [van de Geijn and Watts '95]




Let's first understand M x V on *reliable* processors


"SUMMA": Scalable Universal Matrix Multiplication Algorithm - a widely used algorithm [van de Geijn and Watts '95]



Coded SUMMA for M x V on error-prone processors ABFT/MDS coding



Coded SUMMA for M x V on error-prone processors



Summary of Part II.2

What is fundamentally new in small vs large processors?

- 0) Memory limitations: necessitate algorithms like SUMMA
- 1) Errors accumulate; information dissipates
- 2) Decoding also error prone

Embed (noisy) decoders to repeatedly suppress errors, limiting info dissipation

Coded Map-reduce Not covered in detail here, but belongs thematically

[Li-Avestimehr-Maddah-Ali 2015]

Map-reduce: A widely used framework for parallelizing a variety of tasks

• Simple to learn, very scalable

Coded Map-reduce

Not covered in detail here, but belongs thematically

[Li-Avestimehr-Maddah-Ali 2015]

Map-reduce: A widely used framework for parallelizing a variety of tasks

Simple to learn, very scalable

Three phases

Map()

First phase

Data exchange

Second phase (usually called *shuffle*)

Reduce()

Third phase

Coded Map-reduce

Not covered in detail here, but belongs thematically

[Li-Avestimehr-Maddah-Ali 2015]

Map-reduce: A widely used framework for parallelizing a variety of tasks

Simple to learn, very scalable

Three phases

Map()

Data exchange

Reduce()

Second phase (usually called shuffle)

Third phase

Idea of coded map reduce

- Introduce redundancy in the map phase
- Exploit information theory ideas (a la coded caching) to minimize communication cost in data exchange
- Save on overall time-to-completion by tuning correctly

Lots of follow up work, exciting area of research!

Broader view of coded distributed computing

Conventional "division of labor" approach:

- design a "good" algorithm with low Turing complexity
- engineer deals with real world costs and imperfections

This tutorial: an information-theoretic approach:

- model system costs and imperfections and,
- derive fundamental information-theoretic limits,
- obtain optimal strategies for these models

Our thanks to...

Collaborators:

- Soummya Kar
- Kishori Konwar
- Nancy Lynch
- Muriel Medard
- Prakash N Moorthy
- Peter Musial
- Zhiying Wang

Student collaborators:

- Rami Ali
- Jeremy Bai
- Malhar Chaudhari
- Sanghamitra Dutta
- Mohammad Fahim
- Farzin Haddadpour
- Haewon Jeong
- Yaoqing Yang

Help with talk and slides:

- Mohammad Ali Maddah Ali
- Salman Avestimehr
- Alex Dimakis
- Gauri Joshi
- Kangwook Lee
- Ramtin Pedarsani

Funding sources:

National Science Foundation (NSF)

50NIC center of the Semiconductor Research Corporation

Appendices/Backup slides

Weak scaling:

Number of processors scales with problem size

- constant computational workload per processor

Strong scaling:

Problem size fixed!

- finding the "sweet-spot" in number of processors
- too many processors => high comm overhead
- too few => not enough parallelization

Related: gate-level errors

- error/fault-tolerant computing

Related problem:

Minimizing total power in communication systems



New goal: Design a P_{total} -efficient code

$$P_{total} = P_T + P_{enc} + P_{dec}$$

(errors only in the channel; $P_{total} = P_T + P_{enc} + P_{dec}$ encoding/decoding noiseless)

Related problem:

Minimizing total power in communication systems




New goal: Design a P_{total} -efficient code

$$P_{total} = P_T + P_{enc} + P_{dec}$$

(errors only in the channel; $P_{total} = P_T + P_{enc} + P_{dec}$ encoding/decoding noiseless)

Circuit implementation model:



Channel model:

$$1 - p_{ch}$$

$$p_{ch}$$

$$1 - p_{ch}$$

$$p_{ch}$$

$$1 - p_{ch}$$

$$1 - p_{ch}$$

Related problem:

Minimizing total power in communication systems




New goal: Design a P_{total} -efficient code

$$P_{total} = P_T + P_{enc} + P_{dec}$$

(errors only in the channel; $P_{total} = P_T + P_{enc} + P_{dec}$ encoding/decoding noiseless)

Circuit implementation model:



Channel model:


$$1 \frac{1 - p_{ch}}{p_{ch}}$$

$$1 \frac{p_{ch}}{1 - p_{ch}}$$

$$1 \frac{p_{ch}}{1 - p_{ch}}$$

$$1 \frac{p_{ch}}{1 - p_{ch}}$$

Circuit energy model: "Information-Friction" [Grover, IEEE Trans IT 2015] [Blake, Ph.D. thesis UToronto, 2017]



$$-\frac{B_{\text{bits}}}{d}$$

$$E_{\text{info-friction}} = \mu B d$$

Theorem [Grover, IEEE Trans. Info Theory '15]

$$E_{enc,dec\ per-bit} \ge \Omega \left(\sqrt{\frac{\log \frac{1}{P_e}}{P_T}} \right)$$

for any code, and any encoding & $E_{enc,dec\ per-bit} \geq \Omega\left(\sqrt{\frac{\log\frac{1}{P_e}}{P_T}}\right)$ decoding algorithm implemented in the circuit model


builds on [El Gamal, Greene, Peng '84] [Grover, Woyach, Sahai '11] [Grover, Goldsmith, Sahai '12] [Grover et al. '07-15] [Thompson '80]

Theorem [Grover, IEEE Trans. Info Theory '15]

$$E_{enc,dec\ per-bit} \ge \Omega \left(\sqrt{\frac{\log \frac{1}{P_e}}{P_T}} \right)$$

 $\left(rac{\log rac{1}{P_e}}{P_T}
ight)$ for any code, and any encoding & decoding algorithm implemented in the circuit model

builds on [El Gamal, Greene, Peng '84] [Grover, Woyach, Sahai '11] [Grover, Goldsmith, Sahai '12] [Grover et al. '07-15] [Thompson '80]




Theorem [Grover, IEEE Trans. Info Theory '15]

$$E_{enc,dec\ per-bit} \ge \Omega \left(\sqrt{\frac{\log \frac{1}{P_e}}{P_T}} \right)$$

for any code, and any encoding & decoding algorithm implemented in the circuit model

builds on [El Gamal, Greene, Peng '84] [Grover, Woyach, Sahai '11] [Grover, Goldsmith, Sahai '12] [Grover et al. '07-15] [Thompson '80]




Theorem [Grover, IEEE Trans. Info Theory '15]


$$E_{enc,dec\ per-bit} \ge \Omega \left(\sqrt{\frac{\log \frac{1}{P_e}}{P_T}} \right)$$

for any code, and any encoding & decoding algorithm implemented in the circuit model

builds on [El Gamal, Greene, Peng '84] [Grover, Woyach, Sahai '11] [Grover, Goldsmith, Sahai '12] [Grover et al. '07-15] [Thompson '80]



Straightforward extension to noisy computing of invertible linear transforms [Grover, ISIT'14]: don't aim for "Shannon capacity of noisy computing"! 51



Rows of **A** lie in the span of any *K* rows of **B**


i-th column of **Z** chosen to set zeroes in the i-th column of **B**

Equation/variable counting gives
$$s \leq \frac{N}{P}(P - K + M)$$

Short Dot outer bound intuition

Intuition: no column can be too sparse: can't have > K zeros

- since **A** has to be recoverable from any *K* rows



This argument yields a looser converse:

Converse: Any Short-Dot code satisfies:

$$s \ge \frac{N}{P}(P - K + 1)$$

Tighten by rank arguments (messy; happy to discuss offline)